Appendix A: List of Worked Examples

B. J. LaMeres, *Introduction to Logic Circuits & Logic Design with VHDL*,
https://doi.org/10.1007/978-3-030-12489-2

Appendix B: Concept Check Solutions

- CC1.1 B
- CC1.2 C

- CC2.1 C
- CC2.2 D
- CC2.3 D
- CC2.4 A

- CC3.1 A
- CC3.2(a) B
- CC3.2(b) C
- CC3.2(c) A
- CC3.3 A
- CC3.4 D

- CC4.1 B
- CC4.2 B
- CC4.3 D
- CC4.4(a) B
- CC4.4(b) A
- CC4.5 D

- CC5.1 D
- CC5.2 C
- CC5.3 A
- CC5.4(a) A
- CC5.4(b) B
- CC5.5(a) D
- CC5.5(b) A
- CC5.6 B
- CC5.7 C

- CC6.1 C
- CC6.2 D
- CC6.3 C
- CC6.4 C

- CC7.1(a) B
- CC7.1(b) D
- CC7.2 A
- CC7.3 C
- CC7.4(a) A
- CC7.4(b) C
- CC7.4(c) B
- CC7.4(d) D
- CC7.4(e) A
- CC7.4(f) C
- CC7.5 A
- CC7.6 D
- CC7.7 B

- CC8.1 A
- CC8.2 B
- CC8.3 B
- CC8.4 B
- CC8.5(a) A
- CC8.5(b) D

- CC9.1 D
- CC9.2 D
- CC9.3 C
- CC9.4 A
- CC9.5 C

- CC10.1 D
- CC10.2 C
- CC10.3 B
- CC10.4 A

- CC11.1 C
- CC11.2 B

- CC12.1 B
- CC12.2 D
- CC12.3 B
- CC12.4 A

- CC13.1 B
- CC13.2 D
- CC13.3 D
- CC13.4 B

B. J. LaMeres, *Introduction to Logic Circuits & Logic Design with VHDL*,
https://doi.org/10.1007/978-3-030-12489-2

Index

B. J. LaMeres, *Introduction to Logic Circuits & Logic Design with VHDL*,
https://doi.org/10.1007/978-3-030-12489-2

D

E

F

W

X

Y